

Title	Page	Title	Page	Title	Page
COVER PAGE	1	(RSVD)	41	(RSVD)	81
BLACK DIAGRAM	2	(RSVD)	42	(RSVD)	82
CPU_DISPLAY	3	DC IN CONN	43	(RSVD)	83
CPU_DDR_CHA	4	(RSVD)	44	(RSVD)	84
CPU_DDR_CHB	5	RT6575D_5V_S5/3D3V_S5	45	(RSVD)	85
CPU_LPSS/ISH_I2C	6	NCP81206MN_CPU_VCORE(1/3)	46	(RSVD)	86
CPU_POWER1	7	NCP81206MN_CPU_VCORE(2/3)	47	(RSVD)	87
CPU_POWER2	8	NCP81206MN_CPU_VCORE(3/3)	48	DUMMY PARTS	88
PCH_POWER1	9	(RSVD)	49	SCREW HOLE/EMI CAP	89
CPU_POWER CAP1	10	NCP81253MN_1V_VCCSA	50	(RSVD)	90
CPU_POWER CAP2	11	VDDQ/VT/2D5V_S3	51	(RSVD)	91
DDR4-SODIMM1	12	ID0V_S5/1V_VCCST/1V_VCCIO	52	(RSVD)	92
DDR4-SODIMM2	13	G9661_1D8V_S5	53	(RSVD)	93
CPU_STRAP	14	(RSVD)	54	(RSVD)	94
CPU_PCIE/SATA/USB3/USB2	15	LCD CONN	55	(RSVD)	95
CPU_CLOCK	16	(RSVD)	56	(RSVD)	96
CPU_AUDIO/SDIO/SDXC	17	HDMI LEVEL SHIFTER/CONN	57	(RSVD)	97
CPU_LPC/SPI/SMBUS/CLINK	18	RTD2136 eDP to LVDS	58	CLOCK	98
CPU_CS-2/EMMC	19		59	XDP	99
CPU_POWER MANAGEMENT	20	HDD	60	TABLE OF CONTENT	100
CPU_VSS	21	WLAN	61	CHANGE HISTORY	101
CPU_JTAG/MISC	22	(RSVD)	62	POWER SEQUENCING	102
CPU_RSVD/CFG	23	SSD_KEY.M	63	POWER BLOCK DIAGRAM	103
SIO_IT8732F	24	PWR BTN/SIDE KEY/LED	64	SMBUS BLOCK DIAGRAM	104
SPI/RTC	25	(RSVD)	65	THERMAL/AUDIO BLOCK DIAGRAM	105
(RSVD)	26	(RSVD)	66		
AUDIO_ALC255	27	(RSVD)	67		
CAMERA CONN	28	DEBUG HEADER	68		
Audio Jack/SPK CONN	29	(RSVD)	69		
(RSVD)	30	(RSVD)	70		
LAN_RTL8111H	31	(RSVD)	71		
RJ45+TRANSFORMER	32	(RSVD)	72		
SD/CR_RTSS176	33	(RSVD)	73		
USB2 CONN	34	(RSVD)	74		
USB3 CONN	35	(RSVD)	75		
(RSVD)	36	(RSVD)	76		
(RSVD)	37	(RSVD)	77		
(RSVD)	38	(RSVD)	78		
(RSVD)	39	(RSVD)	79		
POWER SEQUENCING	40	(RSVD)	80		

Eiffel238i-2

Schematics Document

BOM Configuration

(R_):Unmount

(O_):OCP

(NONOCP_):NONOCP

(DBG_):Debug

Project code :3PD0CW010001

PCB No : 18449

Revision :-1

Project Name :EIFFEL238i-2

Size :264.0mm x 105.3mm


<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size	Document Number	Rev
C	Eiffel-2	-1
Date: Thursday, June 27, 2019		Sheet 1 of 106

Eiffel238i-2_CML Block Diagram

PCB LAYER

L1:Top
L2:VCC
L3:Signal
L4:Signal
L5:GND
L6:Signal



Reference Design CPU:
I/O:Eiffel238i-KBLR

- For Internal IO Connect
- For Internal IC
- For external Rear IO Connect
- For external DB Side IO Connect
- For external DB Side IO Connect

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size C	Document Number
Eiffel-2	
Date: Thursday, June 27, 2019	Sheet 2 of 106
Rev	-1

SSID = CPU

PECL_EC <<>>
PROCHOT_N_EC <<>>

<<< PCH_JTAG_TCK
<<< PCH_JTAG_TDI
<<< PCH_JTAG_TDO
<<< PCH_JTAG_TMS
<<< XDP_TRST#
<<< XDP_TCK_JTAGX

>>> PROCHOT#_CPU_R

>>> PROCHOT_N_OCP

BPM_CPU_N0
BPM_CPU_N1

99
99

1V_VCCST

1V_VCCSTG

20180528 SB Remove R310

XDP_PREQ#
XDP_PRDY#


Follow Aurora27_kblu
Damon SA Modify 10/26

1V_VCCSTG

R307 1
499R2F-2-GP -2

R325(R_) 1
OR2J-2-GP -2

2017/05/02
Q2201 change to 84.T3904.H11/symbol 84.T3904.C11 obs
Add PROCHOT_N_EC Level shift Circuits, follow Eiffel2151_kulu
Damon SA Modify 10/30



Document Number: 575412 Ver 0.9

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (THML/JTAG)	
Size A3	Document Number	Eiffel-2	Rev -1
Date: Thursday, June 27, 2019	Sheet 3	of 106	

SSID = CPU

eDP

eDP_TX_CPU_N0
eDP_TX_CPU_P0
eDP_TX_CPU_N1
eDP_TX_CPU_P1

eDP_AUX_CPU_N
eDP_AUX_CPU_P

eDP_HPD_CPU

eDP_BLEN_CPU
eDP_VDDEN_CPU
eDP_BLCCTRL_CPU

HDMI

HDMI_DDI_TX_N0
HDMI_DDI_TX_P0
HDMI_DDI_TX_N1
HDMI_DDI_TX_P1
HDMI_DDI_TX_N2
HDMI_DDI_TX_P2
HDMI_DDI_TX_N3
HDMI_DDI_TX_P3

HDMI_SCL_CPU
HDMI_SDA_CPU

HDMI_DET_CPU

GPP_E23_STRAP
GPP_H17_STRAP

EC_SMI#

DP_SCL_CPU
DP_SDA_CPU

56
56
56

56
56

56

55
55
55,56

HDMI_DDI_TX_N2
HDMI_DDI_TX_P2
HDMI_DDI_TX_N1
HDMI_DDI_TX_P1
HDMI_DDI_TX_N0
HDMI_DDI_TX_P0
HDMI_DDI_TX_N3
HDMI_DDI_TX_P3

1 OF 20


eDP_TX_CPU_N0
eDP_TX_CPU_P0
eDP_TX_CPU_N1
eDP_TX_CPU_P1

eDP_AUX_CPU_N
eDP_AUX_CPU_P

HDMI_DET_CPU

EC_SMI#
EC_SCI#
eDP_HPD_CPU

eDP_BLEN_CPU
eDP_VDDEN_CPU
eDP_BLCCTRL_CPU



1V_VCCIO

R406 1

eDP_RCOMP_CPU
24D9R2F-L-GP
HDMI_SCL_CPU
HDMI_SDA_CPU

DP_SCL_CPU
DP_SDA_CPU

GPP_E23_STRAP

Strap

GPP_H17_STRAP

Strap

eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Max Length
eDP_RCOMP	5 mils	25 mils	24.9 or 100 Ω \pm 1%	600 mils

Note: Must maintain low DC resistance routing (<0.1 Ω)

Document Number: 575412 Ver 0.9

Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIxC_TX2_DN
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIxC_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIxC_TX1_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIxC_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIxC_TX0_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIxC_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIxC_CLK_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIxC_CLK_DP
	DDPB_HPD	DDI1_HPD_Q	DDI1_HPD_Q
	DDPB_CTRLCLK	NA	DDI1_CTRL_CLK
	DDPB_CTRLDATA	NA	DDI1_CTRL_DATA

Document Number: 575412 Ver 0.9 (Schematic Checklist)

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDI/EDP)		
Size A3	Document Number Eiffel-2	Rev -1
Date: Thursday, June 27, 2019	Sheet 4 of 106	

M.A_DQS_DN0 12 M.B_DQS_DN0 13
M.A_DQS_DP0 12 M.B_DQS_DP0 13
M.A_DQS_DN1 12 M.B_DQS_DN1 13
M.A_DQS_DP1 12 M.B_DQS_DP1 13
M.A_DQS_DN2 12 M.B_DQS_DN2 13
M.A_DQS_DP2 12 M.B_DQS_DP2 13
M.A_DQS_DN3 12 M.B_DQS_DN3 13
M.A_DQS_DP3 12 M.B_DQS_DP3 13
M.A_DQS_DN4 12 M.B_DQS_DN4 13
M.A_DQS_DP4 12 M.B_DQS_DP4 13
M.A_DQS_DN5 12 M.B_DQS_DN5 13
M.A_DQS_DP5 12 M.B_DQS_DP5 13
M.A_DQS_DN6 12 M.B_DQS_DN6 13
M.A_DQS_DP6 12 M.B_DQS_DP6 13
M.A_DQS_DN7 12 M.B_DQS_DN7 13
M.A_DQS_DP7 12 M.B_DQS_DP7 13

M.A_DQ0 12 M.B_DQ0 13
M.A_DQ1 12 M.B_DQ1 13
M.A_DQ2 12 M.B_DQ2 13
M.A_DQ3 12 M.B_DQ3 13
M.A_DQ4 12 M.B_DQ4 13
M.A_DQ5 12 M.B_DQ5 13
M.A_DQ6 12 M.B_DQ6 13
M.A_DQ7 12 M.B_DQ7 13
M.A_DQ8 12 M.B_DQ8 13
M.A_DQ9 12 M.B_DQ9 13
M.A_DQ10 12 M.B_DQ10 13
M.A_DQ11 12 M.B_DQ11 13
M.A_DQ12 12 M.B_DQ12 13
M.A_DQ13 12 M.B_DQ13 13
M.A_DQ14 12 M.B_DQ14 13
M.A_DQ15 12 M.B_DQ15 13
M.A_DQ16 12 M.B_DQ16 13
M.A_DQ17 12 M.B_DQ17 13
M.A_DQ18 12 M.B_DQ18 13
M.A_DQ19 12 M.B_DQ19 13
M.A_DQ20 12 M.B_DQ20 13
M.A_DQ21 12 M.B_DQ21 13
M.A_DQ22 12 M.B_DQ22 13
M.A_DQ23 12 M.B_DQ23 13
M.A_DQ24 12 M.B_DQ24 13
M.A_DQ25 12 M.B_DQ25 13
M.A_DQ26 12 M.B_DQ26 13
M.A_DQ27 12 M.B_DQ27 13
M.A_DQ28 12 M.B_DQ28 13
M.A_DQ29 12 M.B_DQ29 13
M.A_DQ30 12 M.B_DQ30 13
M.A_DQ31 12 M.B_DQ31 13
M.A_DQ32 12 M.B_DQ32 13
M.A_DQ33 12 M.B_DQ33 13
M.A_DQ34 12 M.B_DQ34 13
M.A_DQ35 12 M.B_DQ35 13
M.A_DQ36 12 M.B_DQ36 13
M.A_DQ37 12 M.B_DQ37 13
M.A_DQ38 12 M.B_DQ38 13
M.A_DQ39 12 M.B_DQ39 13
M.A_DQ40 12 M.B_DQ40 13
M.A_DQ41 12 M.B_DQ41 13
M.A_DQ42 12 M.B_DQ42 13
M.A_DQ43 12 M.B_DQ43 13
M.A_DQ44 12 M.B_DQ44 13
M.A_DQ45 12 M.B_DQ45 13
M.A_DQ46 12 M.B_DQ46 13
M.A_DQ47 12 M.B_DQ47 13
M.A_DQ48 12 M.B_DQ48 13
M.A_DQ49 12 M.B_DQ49 13
M.A_DQ50 12 M.B_DQ50 13
M.A_DQ51 12 M.B_DQ51 13
M.A_DQ52 12 M.B_DQ52 13
M.A_DQ53 12 M.B_DQ53 13
M.A_DQ54 12 M.B_DQ54 13
M.A_DQ55 12 M.B_DQ55 13
M.A_DQ56 12 M.B_DQ56 13
M.A_DQ57 12 M.B_DQ57 13
M.A_DQ58 12 M.B_DQ58 13
M.A_DQ59 12 M.B_DQ59 13
M.A_DQ60 12 M.B_DQ60 13
M.A_DQ61 12 M.B_DQ61 13
M.A_DQ62 12 M.B_DQ62 13
M.A_DQ63 12 M.B_DQ63 13

M.A_CLK#1 12 M.B_CLK#0 13
M.A_CLK1 12 M.B_CLK0 13
M.A_CLK#0 12 M.B_CLK#1 13
M.A_CLK0 12 M.B_CLK1 13

M.A_CKE0 12 M.B_CKE0 13
M.A_CKE1 12 M.B_CKE1 13
M.A_CS#0 12 M.B_CS#0 13
M.A_CS#1 12 M.B_CS#1 13
M.A_ODT0 12 M.B_ODT0 13
M.A_ODT1 12 M.B_ODT1 13
M.A_A0 12 M.B_A0 13
M.A_A1 12 M.B_A1 13
M.A_A2 12 M.B_A2 13
M.A_A3 12 M.B_A3 13
M.A_A4 12 M.B_A4 13
M.A_A5 12 M.B_A5 13
M.A_A6 12 M.B_A6 13
M.A_A7 12 M.B_A7 13
M.A_A8 12 M.B_A8 13
M.A_A9 12 M.B_A9 13
M.A_A10 12 M.B_A10 13
M.A_A11 12 M.B_A11 13
M.A_A12 12 M.B_A12 13
M.A_A13 12 M.B_A13 13
M.A_A14 12 M.B_A14 13
M.A_A15 12 M.B_A15 13
M.A_A16 12 M.B_A16 13

M.A_ACT_N 12 M.B_ACT_N 13

M.A_BG0 12 M.B_BG0 13
M.A_BG1 12 M.B_BG1 13

M.A_BA0 12 M.B_BA0 13
M.A_BA1 12 M.B_BA1 13

M.A_ALERT_N 12 M.B_ALERT_N 13

M.A_PARITY 12 M.B_PARITY 13

V_SMA_VREF_CA 12 M.B_ALERT_N 13
V_SMB_VREF_CA 13

SM_DRAMRST# 12,13 M.B_PARITY 13
SM_PGONTL 40

SSID = CPU DDR4 ball type: Interleaved Type

Document Number: 575414 Ver 1.2

M.A_DQ[0:7]

M.A_DQ[8:15]

M.A_DQ[16:23]

M.A_DQ[24:31]

M.A_DQ[32:39]

M.A_DQ[40:47]

M.A_DQ[48:55]

M.A_DQ[56:63]

M.B_DQ[0:7]

M.B_DQ[8:15]

M.B_DQ[16:23]

M.B_DQ[24:31]

M.B_DQ[32:39]

M.B_DQ[40:47]

M.B_DQ[48:55]

M.B_DQ[56:63]

NIL
IL
DDR4

M.A_DQS0
M.A_DQS1
M.A_DQS2
M.A_DQS3
M.A_DQS4
M.A_DQS5
M.A_DQS6
M.A_DQS7

20180619 DR Add R508, R509

20180705 1 short pin

M.B_DQS0
M.B_DQS1
M.B_DQS2
M.B_DQS3
M.B_DQS4
M.B_DQS5
M.B_DQS6
M.B_DQS7

102V_S3

R506 1 2 121R2F-GP
R507 1 100R2F-L1-GP-U

20180705 1 short pin



Change to 100kΩ
Damon SA Modify 10/31

106

PWR_VCC_SENSE
PWR_VSS_SENSE
SVID_ALERT#_CPU
SVID_CLK_CPU
SVID_DATA_CPU

SSID = CPU

46
1V_CPU_CORE
46
46
46



Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
Vcc_SENSE / Vss_SENSE	100Ω	50Ω	<25 mils
Vcc _{GT} _SENSE / Vss _{GT} _SENSE			
Vcc _{SA} _SENSE / Vss _{SA} _SENSE			
Vcc _{IO} _SENSE / Vss _{IO} _SENSE ^[1]		NA	

R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to Vcc_SENSE/Vss_SENSE line resistance.



Document Number: 575412 Ver 0.9

Document Number: 575418 Ver 1.1
Vcc 70A(Max)


SVID ALERT

1V_VCCSTG

SVID CLOCK




change to 43R, Follow CRB
Damon SA Modify 11/01



20180705 1 short pin
1V_VCCST

SVID DATA



SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#	20180705 1 short pin
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω	
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω	
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω	
Platform resistors tolerances	± 5%	
Route ordering	When routing at minimum spacing route Alert between Data and Clock	
Length Matching Rules		
Length Matching between VIDSOUT and VIDSCK	± 100mils	


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CPU (VCORE/VID)	
Size Custom	Document Number	Eiffel-2	Rev -1
Date: Thursday, June 27, 2019	Sheet 7	of 106	

PWR_VCCGT_SENSE
PWR_VSSGT_SENSE
PWR_VCCSA_SENSE
PWR_VSSSA_SENSE

1V_VCCGT
Q4
46
46



1V_VCCGT
Q4
46
46

Document Number: 575418 Ver 1.1
VCCGT 31A(Max)

1V_GT_CORE
Q4
46
46

1V_CPU_CORE
Q4
46
46

1V_GT_CORE
Q4
46
46

change to Show Pad
Dason -1 modify 06/11

102V_VCCSFR_OC
Q4
46
46

1V_VCCGT
Q4
46
46

1V_VCCSTG
Q4
46
46

1V_VCCST
Q4
46
46

1V_VCCST
Q4
46
46

Document Number: 575418 Ver 1.1
VccST 60mA(Max)
VccSTG 250mA(Max)
VccPLL_OC 130mA(Max)
VccPLL 130mA(Max)

102V_S3
Q4
46
46

1V_VCCST
Q4
46
46

03/28

C812
SC1U10V2KX-L1-GP

1V_VCCIO
Q4
46
46

Document Number: 575418 Ver 1.1
VccIO 4A(Max)

1V_VCCSA
Q4
46
46

Document Number: 575418 Ver 1.1
VccSA 6A(Max)

Date	Revision	Description		
		Ball#	Old Name	New Name
01/Nov/2017	1.0	Initial revision	Initial revision	Initial revision
22/Dec/2017	1.1	AA9, AB10, AE2, AB8, AE9, AC3, AD9, AE10, AB8, AE9, AF10, AF2, AF8, AG8, AG9, AH9, AJ10, AJ8, AK2, AK9, AL10, AL8, AL9, AM8, V2, Y10, Y8	VCCGT	VCCCORE
	1.2	AL1	IST_TP[1]	RSVD
		AL2	IST_TP[0]	RSVD
		AL3	IST_TRIG[1]	RSVD
		AL4	IST_TRIG[0]	RSVD
		AM3, AT3, AU3, BJ34, BJ36, BP8, BP9, BT8, BT9, CR35	RSVD_TP	RSVD
		CF25	GPP_H21	GPP_H21 / XTAL_FREQ_SELECT

Document Number: 575414 Ver 1.2

Bulk Decoupling Locations		Example	Notes
VCCORE Power Plane at VR output		4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output		2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
	8x 10uF 0402		Place as close to the package as possible
	18x 47uF 0805 (6.3V)		Place as close to the package as possible. Can be placed on as either Primary or back side cap.
VCCGT	15x 22uF 0603		Place as close to the package as possible
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
	2x 0805		Placeholder Only

Document Number: 575412 Ver 0.9

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VDDQ		4x 1uF 0402/0201	Place as close to the package as possible.
		3x 10uF 0402	
	1x 22uF 0603		
	6x 10uF 0402		
VCCIO	4x 1uF 0201		Place as close to the package as possible
	6x 10uF 0402		Place as close to the package as possible
	4x 0402		Placeholder Only
VCCPLL_OC	1x 1uF 0402		Do not merge VccPLL, VccPLL_OC and VccGT to any noisy and high current power rail and do not route them close/ adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
	1x 1uF 0402		Place as close as possible to BGA and can be placed on as either Primary or backside cap.
	1x 0805		Placeholder Only. Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCSTG	1x 1uF 0402		

1V_VCCGT
Q4
46
46

R1
R808
100R2F-L1-GP-U

R2

1V_VCCSA
Q4
46
46

R1

R2

R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to Vcc_SENSE/Vss_SENSE line resistance.

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 9 of	106

Main Func = CPU

WHL_U42

VCORE



U42
IccMax current-10ms max = 70 A

22uF	PCS	Cap
U42	35	330uF*2





1V_CPU_CORE

1V_CPU_CORE

1V_CPU_CORE



1V_CPU_CORE



VCCGT




WHL_U42

U42
IccMax current-10ms max = 31 A

22uF	PCS	Cap
RT	26	330uF*1

1V_VCCGT

1V_VCCGT



VCCSA

WHL_U42

U42
IccMax current-10ms max = 5 A


22uF	PCS
RT	8

1V_VCCSA

1V_VCCSA

GT_CORE

1V_GT_CORE



<Variant Name>

緯創資通 Wistron Corporation		
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File	CPU_(Power CAP1)	
Size	Document Number	Rev
Custom	Eiffel-2	-1
Date	Thursday, June 21, 2018	Sheet 10 of 106

SSID = PCH

1D0V_S5

1D2V_S3

20180614 SB Add 10 pcs cap reserve

C1112 SC22U6D3V3MX-L1-GP

C1128 SC22U6D3V3MX-L1-GP

C1129 SC22U6D3V3MX-L1-GP

C1153 SC10U6D3V3MX-GP

(R_) C1154 SC10U6D3V3MX-GP

C1161 SC10U6D3V3MX-GP

1D0V_S5

1D05V_VCCPRIM

3D3V_S5

3D3V_VCCPRIM

3D3V_VCCPRIM

1D8V_S5

1D8V_VCCPRIM

1D0V_S5

1D0V_VCCPRIM_CORE

R1103 OR0603-PAD-1-GP-U

20180705 1 short pin

C1113 SC22U6D3V3MX-L1-GP

(R_) C1123 SC10U6D3V3MX-L-GP

R1104 OR0603-PAD-1-GP-U

20180705 1 short pin

R1105 OR0603-PAD-1-GP-U

20180705 1 short pin

R1106 OR0603-PAD-1-GP-U

20180705 1 short pin

20180705 short pin

20180705 short pin

1D2V_S3

(R_) C1136 SC10U6D3V3MX-GP

C1137 SC10U6D3V3MX-GP

C1138 SC10U6D3V3MX-GP

C1132 SC22U6D3V3MX-L1-GP

C1145 SC1U10V2KX-L1-GP

C1146 SC1U10V2KX-L1-GP

1V_VCCIO

1V_VCCIO

(R_) C1135 SC22U6D3V3MX-L1-GP

C1111 SC1U10V2KX-L1-GP

C1149 SC1U10V2KX-L1-GP

(R_) C1150 SC1U10V2KX-L1-GP

C1152 SC1U10V2KX-L1-GP

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (Power Cap2)

Size A4 Document Number Eiffel-2 Rev -1

Date: Thursday, June 27, 2019 Sheet 11 of 106

<Variant Name>

Title	<i>CPU (Power Cap2)</i>
-------	--------------------------------

Size A4	Document Number Eiffel-2	Rev -1
------------	------------------------------------	------------------

Date: Thursday, June 27, 2019 Sheet 11 of 106

Thermal EVENT

120V_S3




$H = 8\text{mm}$

DQ0	DQ0-DQ7
DQ1	DQ8-DQ15
DQ2	DQ16-DQ23
DQ3	DQ24-DQ31
DQ4	DQ32-DQ39
DQ5	DQ40-DQ47
DQ6	DQ48-DQ55
DQ7	DQ56-DQ63






Figure 4-1. WHL-U/CFL-U DDR4 SODIMM V_{REF-CA} Overview



e 4-2. WHL-U/CFL-U DDR4 SODIMM T3/8L Inline SBS NIL Placement and Block Diagram




Figure 4-3. WHL-U/CFL-U DDR4 SODIMM T3/8L B2B IL Placement and Block Diagram






Figure 4-4. WHL-U/CFL-U DDR4 SODIMM T3/8L Signals Topologies



Note: DRAM_RST C1 capacitor should not be installed



M.B.DQS_DN0
M.B.DQS_DP0
M.B.DQS_DN1
M.B.DQS_DP1
M.B.DQS_DN2
M.B.DQS_DP2
M.B.DQS_DN3
M.B.DQS_DP3
M.B.DQS_DN4
M.B.DQS_DP4
M.B.DQS_DN5
M.B.DQS_DP5
M.B.DQS_DN6
M.B.DQS_DP6
M.B.DQS_DN7
M.B.DQS_DP7

M.B.DQ0
M.B.DQ1
M.B.DQ2
M.B.DQ3
M.B.DQ4
M.B.DQ5
M.B.DQ6
M.B.DQ7
M.B.DQ8
M.B.DQ9
M.B.DQ10
M.B.DQ11
M.B.DQ12
M.B.DQ13
M.B.DQ14
M.B.DQ15
M.B.DQ16
M.B.DQ17
M.B.DQ18
M.B.DQ19
M.B.DQ20
M.B.DQ21
M.B.DQ22
M.B.DQ23
M.B.DQ24
M.B.DQ25
M.B.DQ26
M.B.DQ27
M.B.DQ28
M.B.DQ29
M.B.DQ30
M.B.DQ31
M.B.DQ32
M.B.DQ33
M.B.DQ34
M.B.DQ35
M.B.DQ36
M.B.DQ37
M.B.DQ38
M.B.DQ39
M.B.DQ40
M.B.DQ41
M.B.DQ42
M.B.DQ43
M.B.DQ44
M.B.DQ45
M.B.DQ46
M.B.DQ47
M.B.DQ48
M.B.DQ49
M.B.DQ50
M.B.DQ51
M.B.DQ52
M.B.DQ53
M.B.DQ54
M.B.DQ55
M.B.DQ56
M.B.DQ57
M.B.DQ58
M.B.DQ59
M.B.DQ60
M.B.DQ61
M.B.DQ62
M.B.DQ63

M.B.DQ64
M.B.DQ65
M.B.DQ66
M.B.DQ67
M.B.DQ68
M.B.DQ69
M.B.DQ70
M.B.DQ71
M.B.DQ72
M.B.DQ73
M.B.DQ74
M.B.DQ75
M.B.DQ76
M.B.DQ77
M.B.DQ78
M.B.DQ79
M.B.DQ80
M.B.DQ81
M.B.DQ82
M.B.DQ83
M.B.DQ84
M.B.DQ85
M.B.DQ86
M.B.DQ87
M.B.DQ88
M.B.DQ89
M.B.DQ90
M.B.DQ91
M.B.DQ92
M.B.DQ93
M.B.DQ94
M.B.DQ95
M.B.DQ96
M.B.DQ97
M.B.DQ98
M.B.DQ99

M.B.DQ100
M.B.DQ101
M.B.DQ102
M.B.DQ103
M.B.DQ104
M.B.DQ105
M.B.DQ106
M.B.DQ107
M.B.DQ108
M.B.DQ109
M.B.DQ110
M.B.DQ111
M.B.DQ112
M.B.DQ113
M.B.DQ114
M.B.DQ115
M.B.DQ116
M.B.DQ117
M.B.DQ118
M.B.DQ119
M.B.DQ120
M.B.DQ121
M.B.DQ122
M.B.DQ123
M.B.DQ124
M.B.DQ125
M.B.DQ126
M.B.DQ127
M.B.DQ128
M.B.DQ129
M.B.DQ130
M.B.DQ131
M.B.DQ132
M.B.DQ133
M.B.DQ134
M.B.DQ135
M.B.DQ136
M.B.DQ137
M.B.DQ138
M.B.DQ139
M.B.DQ140
M.B.DQ141
M.B.DQ142
M.B.DQ143
M.B.DQ144
M.B.DQ145
M.B.DQ146
M.B.DQ147
M.B.DQ148
M.B.DQ149
M.B.DQ150
M.B.DQ151
M.B.DQ152
M.B.DQ153
M.B.DQ154
M.B.DQ155
M.B.DQ156
M.B.DQ157
M.B.DQ158
M.B.DQ159
M.B.DQ160
M.B.DQ161
M.B.DQ162
M.B.DQ163

M.B.DQ164
M.B.DQ165
M.B.DQ166
M.B.DQ167
M.B.DQ168
M.B.DQ169
M.B.DQ170
M.B.DQ171
M.B.DQ172
M.B.DQ173
M.B.DQ174
M.B.DQ175
M.B.DQ176
M.B.DQ177
M.B.DQ178
M.B.DQ179
M.B.DQ180
M.B.DQ181
M.B.DQ182
M.B.DQ183
M.B.DQ184
M.B.DQ185
M.B.DQ186
M.B.DQ187
M.B.DQ188
M.B.DQ189
M.B.DQ190
M.B.DQ191
M.B.DQ192
M.B.DQ193
M.B.DQ194
M.B.DQ195
M.B.DQ196
M.B.DQ197
M.B.DQ198
M.B.DQ199

M.B.DQ200
M.B.DQ201
M.B.DQ202
M.B.DQ203
M.B.DQ204
M.B.DQ205
M.B.DQ206
M.B.DQ207
M.B.DQ208
M.B.DQ209
M.B.DQ210
M.B.DQ211
M.B.DQ212
M.B.DQ213
M.B.DQ214
M.B.DQ215
M.B.DQ216
M.B.DQ217
M.B.DQ218
M.B.DQ219
M.B.DQ220
M.B.DQ221
M.B.DQ222
M.B.DQ223
M.B.DQ224
M.B.DQ225
M.B.DQ226
M.B.DQ227
M.B.DQ228
M.B.DQ229
M.B.DQ230
M.B.DQ231
M.B.DQ232
M.B.DQ233
M.B.DQ234
M.B.DQ235
M.B.DQ236
M.B.DQ237
M.B.DQ238
M.B.DQ239
M.B.DQ240
M.B.DQ241
M.B.DQ242
M.B.DQ243
M.B.DQ244
M.B.DQ245
M.B.DQ246
M.B.DQ247
M.B.DQ248
M.B.DQ249
M.B.DQ250
M.B.DQ251
M.B.DQ252
M.B.DQ253
M.B.DQ254
M.B.DQ255
M.B.DQ256
M.B.DQ257
M.B.DQ258
M.B.DQ259
M.B.DQ260
M.B.DQ261
M.B.DQ262
M.B.DQ263

M.B.DQ264
M.B.DQ265
M.B.DQ266
M.B.DQ267
M.B.DQ268
M.B.DQ269
M.B.DQ270
M.B.DQ271
M.B.DQ272
M.B.DQ273
M.B.DQ274
M.B.DQ275
M.B.DQ276
M.B.DQ277
M.B.DQ278
M.B.DQ279
M.B.DQ280
M.B.DQ281
M.B.DQ282
M.B.DQ283
M.B.DQ284
M.B.DQ285
M.B.DQ286
M.B.DQ287
M.B.DQ288
M.B.DQ289
M.B.DQ290
M.B.DQ291
M.B.DQ292
M.B.DQ293
M.B.DQ294
M.B.DQ295
M.B.DQ296
M.B.DQ297
M.B.DQ298
M.B.DQ299

M.B.DQ300
M.B.DQ301
M.B.DQ302
M.B.DQ303
M.B.DQ304
M.B.DQ305
M.B.DQ306
M.B.DQ307
M.B.DQ308
M.B.DQ309
M.B.DQ310
M.B.DQ311
M.B.DQ312
M.B.DQ313
M.B.DQ314
M.B.DQ315
M.B.DQ316
M.B.DQ317
M.B.DQ318
M.B.DQ319
M.B.DQ320
M.B.DQ321
M.B.DQ322
M.B.DQ323
M.B.DQ324
M.B.DQ325
M.B.DQ326
M.B.DQ327
M.B.DQ328
M.B.DQ329
M.B.DQ330
M.B.DQ331
M.B.DQ332
M.B.DQ333
M.B.DQ334
M.B.DQ335
M.B.DQ336
M.B.DQ337
M.B.DQ338
M.B.DQ339
M.B.DQ340
M.B.DQ341
M.B.DQ342
M.B.DQ343
M.B.DQ344
M.B.DQ345
M.B.DQ346
M.B.DQ347
M.B.DQ348
M.B.DQ349
M.B.DQ350
M.B.DQ351
M.B.DQ352
M.B.DQ353
M.B.DQ354
M.B.DQ355
M.B.DQ356
M.B.DQ357
M.B.DQ358
M.B.DQ359
M.B.DQ360
M.B.DQ361
M.B.DQ362
M.B.DQ363

M.B.DQ364
M.B.DQ365
M.B.DQ366
M.B.DQ367
M.B.DQ368
M.B.DQ369
M.B.DQ370
M.B.DQ371
M.B.DQ372
M.B.DQ373
M.B.DQ374
M.B.DQ375
M.B.DQ376
M.B.DQ377
M.B.DQ378
M.B.DQ379
M.B.DQ380
M.B.DQ381
M.B.DQ382
M.B.DQ383
M.B.DQ384
M.B.DQ385
M.B.DQ386
M.B.DQ387
M.B.DQ388
M.B.DQ389
M.B.DQ390
M.B.DQ391
M.B.DQ392
M.B.DQ393
M.B.DQ394
M.B.DQ395
M.B.DQ396
M.B.DQ397
M.B.DQ398
M.B.DQ399

M.B.DQ400
M.B.DQ401
M.B.DQ402
M.B.DQ403
M.B.DQ404
M.B.DQ405
M.B.DQ406
M.B.DQ407
M.B.DQ408
M.B.DQ409
M.B.DQ410
M.B.DQ411
M.B.DQ412
M.B.DQ413
M.B.DQ414
M.B.DQ415
M.B.DQ416
M.B.DQ417
M.B.DQ418
M.B.DQ419
M.B.DQ420
M.B.DQ421
M.B.DQ422
M.B.DQ423
M.B.DQ424
M.B.DQ425
M.B.DQ426
M.B.DQ427
M.B.DQ428
M.B.DQ429
M.B.DQ430
M.B.DQ431
M.B.DQ432
M.B.DQ433
M.B.DQ434
M.B.DQ435
M.B.DQ436
M.B.DQ437
M.B.DQ438
M.B.DQ439
M.B.DQ440
M.B.DQ441
M.B.DQ442
M.B.DQ443
M.B.DQ444
M.B.DQ445
M.B.DQ446
M.B.DQ447
M.B.DQ448
M.B.DQ449
M.B.DQ450
M.B.DQ451
M.B.DQ452
M.B.DQ453
M.B.DQ454
M.B.DQ455
M.B.DQ456
M.B.DQ457
M.B.DQ458
M.B.DQ459
M.B.DQ460
M.B.DQ461
M.B.DQ462
M.B.DQ463

SSID = DDR4 CHB


Note:
SO-DIMM SPD Address is 0xA4

H=4mm

SPD Address of DIMM1

SPD SA1	1
SPD SA0	0

Thermal EVENT



- 12:18:09
12:18:09
Note:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.


Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
DDR4 SODIMM 1DPC	VDDQ/VDD	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)
	VTT	placeholder	1x 330 μ F (7343)
		Place on VTT plane close to SODIMM 1 cap stuffed, 1 placeholder	2x 10 μ F (0603)
	VPP	Place on VTT plane close to SODIMM	4x 1 μ F (0402)
		DIMM pin side, 1 per DIMM	2x 10 μ F (0603)
	VDDSPD	DIMM pin side, 1 per DIMM	2x 1 μ F (0402)
		Place close to DIMM	2x 0.1 μ F (0402)
		Place close to DIMM	2x 2.2 μ F (0402)

Note:
1. Total quantity is referring to 2 channels.


Layout Note:

Signal Group	Segment	Routing Layer	Max Length (mils)		Target Zee (ohm)	Target Zdiff (ohm)	Trace Width, W (mils)	Trace Spacing, S1 (mils); Within Group	Trace Spacing, S2 (mils); CND/CTRL/CLK to DQ/DQS	Trace Spacing, S3 (mils); Byte to Byte	Trace Spacing (mil); Within DIFF pair	Trace Spacing (mil); DQS pair CND/CTRL/CLK	Cty / Rtt
			Segment	Total (PKG+MB)									
Vref	M	SL					20	10	20				Refer to Fig.
RCOMP (0/1/2)	M	US/SL	500				15	20	25				CFL-U43e/ WHL-U42; 121/80.6/100 CNL-U22; 100/100/100

need close to PIN 255



Place these Caps near DIMM1.




Document Number: 575412 Ver 0.9

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

DDR (DDR4_CHB)		
File	Document Number	Rev
Size	Effel-2	-1
Date	Thursday, June 27, 2019	Sheet 13 of 106

www.teknisi-indonesia.com
Wistron for acer CSD



SPL_CLK_ROM
SPL_SD_ROM
SPL_SI_ROM
SPL_WP_CPU
SPL_HOLD_CPU
SPL_WP_ROM
SPL_HOLD_ROM
SPL_CS_CPU_N0_R
SPL_SI_CPU

H_RCIN#
INT_SERIRQ
CPU_SMB_SDA_DDR
CPU_SMB_SCL_DDR


GPP_C2/SMBALERT#
GPP_C2/SMBALERT#
GPP_B23/SMBALERT#

LPC_AD_CPU_P0
LPC_AD_CPU_P1
LPC_AD_CPU_P2
LPC_AD_CPU_P3
LPC_FRAMES_CPU

LPC_CLK_SIO_P0
LPC_CLK_DBG
CPU_SMB_SDA
CPU_SMB_SCL

PM_CLKRUN#_EC

SSID = PCH



Damon 0409
Change to 49.9R, allow PDG.
Damon SA Modify 2018/10/2

Strap

Strap

Strap

Strap

@S5 domain for TSMT1&WLAN
@S0 domain for DIMM1&DIMM2&XDP
No used

No used

Single-Ended 24-MHz output

GPI

20180528 SB Change to 3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S0

3D3V_S5

3D3V_S5

3D3V_S0

20180604 SB Change to DY

Document Number: 575412 Ver 0.9
EMC Sensitive Nets

R1813 1_ 24 _2 22R2J2-GP

LPC_CLK_SIO_P1

1023 Rimon
add for EMC solution
Please close R1805

WLAN_CLK_CPU_N
WLAN_CLK_CPU_P
WLAN_CLKREQ_CPU#
SSD1_CLK_CPU_N
SSD1_CLK_CPU_P
SSD1_CLKREQ_CPU_N

PULSAR_38P4M_REFCLK
SUS_CLK_CPU

LAN_CLK_CPU_N_C
LAN_CLK_CPU_P_C
LAN_CLKREQ_CPU_N

XDP_CLK_CPU_N
XDP_CLK_CPU_P
RTC_RST#

LAN

add Lan CLK and REQ
Damon 2018/10/18 SA

WLAN

NGFF1

R1907 move to PCH side

PULSAR_38P4M_REFCLK

20180705 1 short pin
R1813 EMC suggestion: 68.00084.921

ER1802
100R2J-3-GP
CNVI

20180612 SB Change C1807, C1808, R1841 value

RTC Reset

3D3V_RTC_AUX

RTC Reset follow Eiffel215i_Khlu
Damon Wei SA Modify 2018/10/18

For AFR

RTCST_ON

24

20180607 SB Change C1803, C1804 value

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin-Ta Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

Part
CPU(SPI/ESPI/SMB/SXTAL/CLK)
Customer
Eiffel-2
Date: Thursday, June 27, 2019
Sheet 18 of 106

HDA_SYNC_CODEC << 27
HDA_BITCLK_CODEC << 27
HDA_SDOUT_CPU >> 15
HDA_SDOUT_CODEC << 27

HDA_SDIN0_CPU >> 27
DMIC1_DATA_CPU <<< 30
DMIC1_CLK_CPU <<< 30

HDA_RST_N_CODEC << 27
HDA_SPKR << 15,27
BT_PCMFRM_RSTN <<> 61
BT_PCMOUT_CLKREQ0 << 61

SSID = PCH

Strap

Strap


Close to PCH

SD_RCOMP:


SD_3P3_RCOMP and SD_1P8_RCOMP precision resistors are still needed, even if SDXC interface is not used.

Document Number: 575412 Ver 2.0

HDA_SDI Single Load Audio Down Topology



HDA_SDO/HDA_SYNC/HDA_BCLK/HDA_RST# Audio Down Topology



Document Number: 575412 Ver 2.0

Add ME_CNTL Circuit, follow Eiffel215i_KBLU
2018/10/17 Damon Wei Modify

Flash Descriptor Security Override	
HDA_SDOUT	Low = Default High = Debug mode

ME_UNLOCK >>

1. Resume GPIO
2. Default High

3D3V_S5




R1915

1KR2J-1-GP

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (HDA/I2S/SD/DMIC)			
Size Custom	Document Number Eiffel-2	Rev -1	
Date: Thursday, June 27, 2019	Sheet 19	of 106	



SSID = PCH

Primary Well Group F (1.8 V Only)

Document Number: 566439 Ver.2.0

CPU_C10_GATE#

GPP H21

GPP_H23

GPD 7

CNV_WR_DN0
 CNV_WR_DP0
 CNV_WR_DN1
 CNV_WR_DP1

CNV_WT_DN0
 CNV_WT_DP0
 CNV_WT_DN1
 CNV_WT_DP1

CNV_WR_CLK_DN
CNV_WR_CLK_DP

CNV_WT_CLK_DN
 CNV_WT_CLK_DP

CNV_WR_DN0
 CNV_WR_DP0

```
61 CNV_WR_DN1
61 CNV_WR_DP1
61
```

61 CNV_WT_DN0

61 CNV_WT_DP0

61	CNV_WT_DN1
61	CNV_WT_DP1

```

61 CNV_WR_CLK_DN
61 CNV_WR_CLK_DP

```

```

61 CNV_WT_CLK_DN
61 CNV_WT_CLK_DP

```

CNV_WT_RCOMP

1 R2101
150R2F-1-GP

2

Strap

Strap

Strap

CPU_C10_GATE#_R

Damon 0011

CPU_C10_GATE#

GPP_H21

GPP_H23

GPD_7

EMMC_RCOMP R2108 1

2 200R2F-L-GP

Signal	Trace Width	Resistor Value	Isolation Spacing	Max. Length
EMMC_RCOMP	M1: 0.10mm/4 mils min(breakout); typically 0.203-0.305mm/ 8-12 mils trace. Must maintain low DC resistance of <0.1 Ohm.	200 Ohm +/- 1% external resistor pull down to GND.	At least 0.308mm/12 mils to any adjacent I/O.	NA

Document Number: 575412 Ver 0.9

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (EMMC/CNVi)

Size
A4

Document Number


number Eiffel-2

Rev	-1
-----	----

Date: Thursday, June 27, 2019

Sheet 21 of 106

Document Number: 566439 Ver 2.0 ID05V_VCCPRIM VCCPRIM_1P05 1.625A (80 Max)




Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (R)unway / (E)dge	Place capacitor(s) near ball(s)
V1.05A	VCCA_19P2_1P05	BR12	-	-	-	-	-
	VCCA_OC_1P05	BP14	-	-	-	-	-
	VCCA_SRC_1P05	BU12	-	-	-	-	-
	VCCA_XTAL_1P05	CP5	1uF	0402	1	E	CP5
	VCCDUSB_1P05	CC12	-	-	-	-	-
	VCCPRIM_1P05	BT12, BR14, BR15, BU14, BT22, BP22, BP20, BW16, BW18, BW19, BY16, CA14, BR20, BV20, BT18, BT19, BU18, BU19	1uF	0402	1	E	BP20
	VCCPHYGTAO_N_1P05	BV12, BW12, RW14, BT12, BY14, BV14	22uF	0603	1	E	BV12
	VCCAMPHYPLL_1P05	BV2	1uF	0402	1	E	BV2
V1.05A / V0.75A	VCCPRIM_COR E	BU15, BU22, BV15, BV16, BV18, BV19, BV20, BV22, BW20, BW22, CA12, CA16, CA18, CA19, CA20, CB12, CB14, CB16, CB17, CB18, CB19, CB20, CB21, CB22, CB23, CB24, CB25, CB26, CB27, CB28, CB29, CB30, CB31, CB32, CB33, CB34, CB35, CB36, CB37, CB38, CB39, CB40, CB41, CB42, CB43, CB44, CB45, CB46, CB47, CB48, CB49, CB50, CB51, CB52, CB53, CB54, CB55, CB56, CB57, CB58, CB59, CB60, CB61, CB62, CB63, CB64, CB65, CB66, CB67, CB68, CB69, CB70, CB71, CB72, CB73, CB74, CB75, CB76, CB77, CB78, CB79, CB80, CB81, CB82, CB83, CB84, CB85, CB86, CB87, CB88, CB89, CB90, CB91, CB92, CB93, CB94, CB95, CB96, CB97, CB98, CB99, CB100, CB101, CB102, CB103, CB104, CB105, CB106, CB107, CB108, CB109, CB110, CB111, CB112, CB113, CB114, CB115, CB116, CB117, CB118, CB119, CB120, CB121, CB122, CB123, CB124, CB125, CB126, CB127, CB128, CB129, CB130, CB131, CB132, CB133, CB134, CB135, CB136, CB137, CB138, CB139, CB140, CB141, CB142, CB143, CB144, CB145, CB146, CB147, CB148, CB149, CB150, CB151, CB152, CB153, CB154, CB155, CB156, CB157, CB158, CB159, CB160, CB161, CB162, CB163, CB164, CB165, CB166, CB167, CB168, CB169, CB170, CB171, CB172, CB173, CB174, CB175, CB176, CB177, CB178, CB179, CB180, CB181, CB182, CB183, CB184, CB185, CB186, CB187, CB188, CB189, CB190, CB191, CB192, CB193, CB194, CB195, CB196, CB197, CB198, CB199, CB200, CB201, CB202, CB203, CB204, CB205, CB206, CB207, CB208, CB209, CB210, CB211, CB212, CB213, CB214, CB215, CB216, CB217, CB218, CB219, CB220, CB221, CB222, CB223, CB224, CB225, CB226, CB227, CB228, CB229, CB230, CB231, CB232, CB233, CB234, CB235, CB236, CB237, CB238, CB239, CB240, CB241, CB242, CB243, CB244, CB245, CB246, CB247, CB248, CB249, CB250, CB251, CB252, CB253, CB254, CB255, CB256, CB257, CB258, CB259, CB260, CB261, CB262, CB263, CB264, CB265, CB266, CB267, CB268, CB269, CB270, CB271, CB272, CB273, CB274, CB275, CB276, CB277, CB278, CB279, CB280, CB281, CB282, CB283, CB284, CB285, CB286, CB287, CB288, CB289, CB290, CB291, CB292, CB293, CB294, CB295, CB296, CB297, CB298, CB299, CB300, CB301, CB302, CB303, CB304, CB305, CB306, CB307, CB308, CB309, CB310, CB311, CB312, CB313, CB314, CB315, CB316, CB317, CB318, CB319, CB320, CB321, CB322, CB323, CB324, CB325, CB326, CB327, CB328, CB329, CB330, CB331, CB332, CB333, CB334, CB335, CB336, CB337, CB338, CB339, CB340, CB341, CB342, CB343, CB344, CB345, CB346, CB347, CB348, CB349, CB350, CB351, CB352, CB353, CB354, CB355, CB356, CB357, CB358, CB359, CB360, CB361, CB362, CB363, CB364, CB365, CB366, CB367, CB368, CB369, CB370, CB371, CB372, CB373, CB374, CB375, CB376, CB377, CB378, CB379, CB380, CB381, CB382, CB383, CB384, CB385, CB386, CB387, CB388, CB389, CB390, CB391, CB392, CB393, CB394, CB395, CB396, CB397, CB398, CB399, CB400, CB401, CB402, CB403, CB404, CB405, CB406, CB407, CB408, CB409, CB410, CB411, CB412, CB413, CB414, CB415, CB416, CB417, CB418, CB419, CB420, CB421, CB422, CB423, CB424, CB425, CB426, CB427, CB428, CB429, CB430, CB431, CB432, CB433, CB434, CB435, CB436, CB437, CB438, CB439, CB440, CB441, CB442, CB443, CB444, CB445, CB446, CB447, CB448, CB449, CB450, CB451, CB452, CB453, CB454, CB455, CB456, CB457, CB458, CB459, CB460, CB461, CB462, CB463, CB464, CB465, CB466, CB467, CB468, CB469, CB470, CB471, CB472, CB473, CB474, CB475, CB476, CB477, CB478, CB479, CB480, CB481, CB482, CB483, CB484, CB485, CB486, CB487, CB488, CB489, CB490, CB491, CB492, CB493, CB494, CB495, CB496, CB497, CB498, CB499, CB500, CB501, CB502, CB503, CB504, CB505, CB506, CB507, CB508, CB509, CB510, CB511, CB512, CB513, CB514, CB515, CB516, CB517, CB518, CB519, CB520, CB521, CB522, CB523, CB524, CB525, CB526, CB527, CB528, CB529, CB530, CB531, CB532, CB533, CB534, CB535, CB536, CB537, CB538, CB539, CB540, CB541, CB542, CB543, CB544, CB545, CB546, CB547, CB548, CB549, CB550, CB551, CB552, CB553, CB554, CB555, CB556, CB557, CB558, CB559, CB560, CB561, CB562, CB563, CB564, CB565, CB566, CB567, CB568, CB569, CB570, CB571, CB572, CB573, CB574, CB575, CB576, CB577, CB578, CB579, CB580, CB581, CB582, CB583, CB584, CB585, CB586, CB587, CB588, CB589, CB590, CB591, CB592, CB593, CB594, CB595, CB596, CB597, CB598, CB599, CB600, CB601, CB602, CB603, CB604, CB605, CB606, CB607, CB608, CB609, CB610, CB611, CB612, CB613, CB614, CB615, CB616, CB617, CB618, CB619, CB620, CB621, CB622, CB623, CB624, CB625, CB626, CB627, CB628, CB629, CB630, CB631, CB632, CB633, CB634, CB635, CB636, CB637, CB638, CB639, CB640, CB641, CB642, CB643, CB644, CB645, CB646, CB647, CB648, CB649, CB650, CB651, CB652, CB653, CB654, CB655, CB656, CB657, CB658, CB659, CB660, CB661, CB662, CB663, CB664, CB665, CB666, CB667, CB668, CB669, CB670, CB671, CB672, CB673, CB674, CB675, CB676, CB677, CB678, CB679, CB680, CB681, CB682, CB683, CB684, CB685, CB686, CB687, CB688, CB689, CB690, CB691, CB692, CB693, CB694, CB695, CB696, CB697, CB698, CB699, CB700, CB701, CB702, CB703, CB704, CB705, CB706, CB707, CB708, CB709, CB710, CB711, CB712, CB713, CB714, CB715, CB716, CB717, CB718, CB719, CB720, CB721, CB722, CB723, CB724, CB725, CB726, CB727, CB728, CB729, CB730, CB731, CB732, CB733, CB734, CB735, CB736, CB737, CB738, CB739, CB740, CB741, CB742, CB743, CB744, CB745, CB746, CB747, CB748, CB749, CB750, CB751, CB752, CB753, CB754, CB755, CB756, CB757, CB758, CB759, CB760, CB761, CB762, CB763, CB764, CB765, CB766, CB767, CB768, CB769, CB770, CB771, CB772, CB773, CB774, CB775, CB776, CB777, CB778, CB779, CB780, CB781, CB782, CB783, CB784, CB785, CB786, CB787, CB788, CB789, CB790, CB791, CB792, CB793, CB794, CB795, CB796, CB797, CB798, CB799, CB800, CB801, CB802, CB803, CB804, CB805, CB806, CB807, CB808, CB809, CB810, CB811, CB812, CB813, CB814, CB815, CB816, CB817, CB818, CB819, CB820, CB821, CB822, CB823, CB824, CB825, CB826, CB827, CB828, CB829, CB830, CB831, CB832, CB833, CB834, CB835, CB836, CB837, CB838, CB839, CB840, CB841, CB842, CB843, CB844, CB845, CB846, CB847, CB848, CB849, CB850, CB851, CB852, CB853, CB854, CB855, CB856, CB857, CB858, CB859, CB860, CB861, CB862, CB863, CB864, CB865, CB866, CB867, CB868, CB869, CB870, CB871, CB872, CB873, CB874, CB875, CB876, CB877, CB878, CB879, CB880, CB881, CB882, CB883, CB884, CB885, CB886, CB887, CB888, CB889, CB890, CB891, CB892, CB893, CB894, CB895, CB896, CB897, CB898, CB899, CB900, CB901, CB902, CB903, CB904, CB905, CB906, CB907, CB908, CB909, CB910, CB911, CB912, CB913, CB914, CB915, CB916, CB917, CB918, CB919, CB920, CB921, CB922, CB923, CB924, CB925, CB926, CB927, CB928, CB929, CB930, CB931, CB932, CB933, CB934, CB935, CB936, CB937, CB938, CB939, CB940, CB941, CB942, CB943, CB944, CB945, CB946, CB947, CB948, CB949, CB950, CB951, CB952, CB953, CB954, CB955, CB956, CB957, CB958, CB959, CB960, CB961, CB962, CB963, CB964, CB965, CB966, CB967, CB968, CB969, CB970, CB971, CB972, CB973, CB974, CB975, CB976, CB977, CB978, CB979, CB980, CB981, CB982, CB983, CB984, CB985, CB986, CB987, CB988, CB989, CB990, CB991, CB992, CB993, CB994, CB995, CB996, CB997, CB998, CB999, CB1000	1uF	0402	1	E	BV18, Note 1
Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (R)unway / (E)dge	Place capacitor(s) near ball(s)
V1.8A	VCCPRIM_18	CC18, CC19, CC19, CC19, CP3, CC15, CC15, CC15, CC16, CP17	1uF 1uF	0402 0402	1 1	E E	CP17 CP23, Note 1
V3.3A	VCCPRIM_3P3	CB22, CB23, CC23, CC23, CC22, CB23, CP29, BW23, BP23, CB16	0.1uF 1uF	0402 0402	1 1	E E	CP29, Note 1 CP29, Note 1
V3.3A / V1.8A	VCCSPI	BV23	-	-	-	-	-
V3.3A / V1.5A / V1.8A	VCCHDA	BT20	-	-	-	-	-
V3.30S W	VCCDSW_GPIO	BR24, BT23	1uF	0402	1	E	BR24, Note 1
V3.3RTC	VCCRTC	BR23	1uF 0.1uF	0402 0402	1 1	E E	BR23
PCH Internal VRM	VCCDSW_1P05	BT24	1uF	0402	1	E	BT24
	VCCRTCTX	BP24	1uF	0201	1	E	BP24, Note 1
	VCCDPHY_I2_4	BV23, CA23, CP25, BV24, CA24	4.7uF	0402	1	E	CP25

Supply	Value	Quantity	Type	Notes
VCCA_XTAL_IPOS (Pin C5) Note 1, 3	2.2uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%
	47uF	1	Filter Capacitor 0603	XSR rating capacitor recommended
VCCPM3PHPLL_IPOS (Pin BV2) Note 1, 3	2.2uH	1	Series Inductor 0603	Rated at least 100 mA DCR = 0.33ohm +/- 30%
	47uF	1	Filter Capacitor 0603	XSR rating capacitor recommended


Document Number: 575412 Ver 0.9

Document Number: 575412 Ver 0.9



<Variant Name>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

 緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
Title <div style="border: 1px solid black; padding: 5px; text-align: center;"> CPU (PCH-LP PWR&Caps) </div>			
Size A2	Document Number <div style="border: 1px solid black; padding: 5px; text-align: center;"> Eiffel-2 </div>	Rev <div style="border: 1px solid black; padding: 5px; text-align: center;"> -1 </div>	
Date: Thursday, June 21, 2019		Sheet 22	of 106

SSID = PCH


17 OF 20



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU (VSS)</div>		
Size <div>A3</div>	Document Number <div>Eiffel-2</div>	Rev <div>-1</div>
Date: Thursday, June 27, 2019		
Sheet 23 of 106		



SPI_CS_CPU_N0_R
SPI_SO_ROM
SPI_WP_ROM
SPI_HOLD_ROM
SPI_CLK_ROM
SPI_SI_ROM
RTC_DET#


Main Func = SPI Flash

SPI FLASH ROM (16M byte) for PCH
SPI ROM Equal length need to less than 500mil



Main Func = RTC

RTC BATTERY



Clear CMOS

18 RTC_RST# <<<



1-2 short :Clear CMOS
1-2 open : Normal (Default)

RTC Reset follow Eiffel215i_Kblu
Damon Wei SA Modify 2018/10/18



SSID = Thermal

Fan Controller

CPU_FAN_CTRL_SIO
CPU_FAN_TACH_SIO

24
24

FAN CTRL 5V



Change FANCL from 020.F1452.0003 to 20.D0246.103
Damon -1 Modify 06/11
Change FANCL from 20.D0269.103 to 020.F1452.0003
Damon SA Modify 12/12
Change FANCL from 020.F0420.0003 to 20.D0269.103.
Damon SA Modify 11/29
Change FANCL from 020.F1033.0003 to 020.F0420.0003.
Damon SA Modify 11/17

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash/RTC
Size	Document Number	Eiffel-2	
Date	Thursday, June 27, 2019	Sheet	26 of 106

SSID = AUDIO

Damon SB Modify 01/21

5V_S6

5V_S8

Follow Vendor Advice
Damon SA Modify 11/22

Digital Moat

Analog Moat

5V_AUDIO_S0

Note:
5V_AUDIO_S0 must be with 1.05A
current budget for PVDD.

3D3V_S0

3D3V_AUDIO_S0

3D3V_S6

Damon -1 Modify 04/17

Close to Pin46

Follow Biffel2151 KBLU
Damon SA Modify 11/13

Fix Vout=1D5V
Imax=300mA
OCP = 400mA

Change to Show Pad,
Damon 1A Modify 04/09

Follow Biffel2151 KBLU
Damon SA Modify 11/13

Layout Note:
Place close to Pin 26

Analog Moat

Digital Moat

Damon 0409

NOTE:
ALC255-CG-GP-II
P/N:071.00255.0003
ALC256M-CG-GP
P/N:071.00256.0003

Close to Pin1

Damon 0409

CS-Lay ALC255 and ALC256M
Damon SA Modify 11/13

placed nearby codec PIN12

<Variant Name>

緯創資通

Wistron Corporation
21F, 8th Sec.1, Hsin-Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File
Audio (Codec_ALC256)

Size
Custom
Document Number
Eiffel-2

Rev
-1

Date: Thursday, June 27, 2019 Sheet 27 of 108

Blanking

www.teknisi-indonesia.com
Wistron for acer CSD

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
without get Wistron permission





緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Audio (RSVD)			
Size	Document Number	Rev	
B	Eiffel-2	-1	
Date:	Thursday, June 27, 2019	Sheet	28 of 106

SSID = AUDIO

Title			
Audio (Speaker/HPMIC)			
Size C	Document Number		Rev
	Eiffel-2		-1
Date:	Thursday, June 27, 2019	Sheet 29 of	106

DMIC

DMIC1_DATA_CPU	《《》》	19
DMIC1_CLK_CPU	《《》》	19
DMIC1_DATA_CON	《《》》	27
DMIC1_CLK_CON	《《》》	27
CCD_USB20_N	《《》》	
CCD_USB20_P	《《》》	



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Audio (RSVD)			
Size	Document Number	Rev	
C	Eiffel-2	-1	
Date:	Thursday, June 27, 2019	Sheet	30 of 106

PCI-E	
LAN_PCIE_RX_N_C	96
LAN_PCIE_RX_P_C	96
LAN_PCIE_TX_N_C	96
LAN_PCIE_TX_P_C	96

CLOCK	
LAN_CLK_CPU_N_C	96
LAN_CLK_CPU_P_C	96
LAN_CLKREQ_CPU_C	96,31

LAN	
PLT_RST_N	24,68
PCIE_READY	97,67,63
LAN_READY	97
PLT_RSTB	97,24,68,68,69

Colse to the pin22

X3101	
082.30005.0B21	HOSONIC
082.30005.0911	MURATA
082.30005.0A81	HARMONY

Diagram: 1992

C9K

Choice

2011-11-11

IC	P/N	L21	R269	C276
RTL8111GA	71.08111.Y03	M	R	M
RTL8111GS	71.08111.T03	M	R	M
RTL8111G	71.08111.U03	R	M	R
RTL8111H	071.8111H.0003	R	M	R

The screenshot shows a Windows File Explorer window. The address bar displays the path: `2017/09/15 Only Mount C3118,C3119`. The main pane shows a single file named `Demon Wei_Rd_Hdify`. The file icon is a small blue square with a white 'D'. The file size is listed as `12/4 Derek remove 8273 short pad`. The file was last modified on `2018-06-08` at `2:47:10 PM`. The file is located in the `2017/09/15 Only Mount C3118,C3119` folder, which is part of the `2017/09/15 Only Mount C3118,C3119` drive. The file is highlighted with a red rectangular box. The file is also highlighted with a green rectangular box. The file is also highlighted with a red rectangular box. The file is also highlighted with a green rectangular box.

Layout close to CPU/FCH/PCH

3200 MHz

1K 0.4V --> 10K 0.054V

qemu-system-x86_64

Exit: 0x00000000 Roll-Over 2017/10/12 12:00:00

LAN Power

```
Modify LAN PWR delay circuit_for Rising time >=
Damon Wei 1A 19/04/08
```

3V3M_LAN rise time:

0.5mS ~ 100ms

C1616
RISING-TO-HIGH

S0:3DV3_S5
S1:3DV3_S5
S4:3DV3_S5
S5:3DV3_S5
EUP:0

2009 LAM

LAM merge initiation

2011/06/26

RJ1



2024/11/27
RC2: 404016 change to 562.10006-0371

2027/08/17
RC1: 602, PT 562.10012-10841

Change to EC1001-80 Vendor advised
Damon Wei SA Modify 2017/11/16

2014/09/01 Daniel
Follow Li Jiang LAN Surge Solution Cost Down

EC1001
SA
@HONGKONG


EC1108
SA
@HONGKONG

EC1001-8108 will go for LAN surge follow
the new security policy

Dismount EC1101 + EC1108, follow Vendor Request.
Damon Wei SA Modify 2017/11/16

2014/09/01 Daniel
Follow Lijiang LAN Surge Solution Cost Down

Follow us along with our surge solutions. Come down



The graph features a blue line that starts at a low level, remains relatively flat, and then exhibits a very sharp, vertical increase. This spike is labeled 'Lan Surge' in blue text. The background of the graph area is white, and the axes are represented by thin blue lines.

PCB

The diagram shows a PCB with two components: 'Act' (green) and 'Link' (orange). Below the PCB is a green line. To the right is a table with network parameters.

	Giga	100	10
Link	orange	green	X
Act	Link	Link	Link

2016/11/16
Vendor advised

3D3V_50
9

Blanking


www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 32 of	106

Card Reader



16



3D3V_MAIN_MSSD 3D3V_CARD

2IN1 (SD/MMC) Combo Net

EMI/ESD near Chip

EC3321 2 SC5P50V/2CN-2GP
(R.)

EC3322 2 SC5P50V/2CN-2GP
(R.)



2IN1 CONN
(SD/MMC)

Select normal close
SD_CD_W# internal pull high
insert SD card to SD_CD_low

Change from 62.10051.H51 to 062.10002.0561 ,follow CE suggestion
Damon SA Modify 12/12
Change to 62.10051.H51,follow eiffel215i-kblu
Damon SA Modify 10/26



RTD5176
Power

3D3V_S0

3D3V_MAIN_MSSD

EMI
reserve

R3304 1 2 0R0402-PAD-2-GP

R3305 1 2 0R0402-PAD-2-GP

Damon 04.1.0

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CARDREADER (RSVD)	
Size	Document Number	Rev	
C	Eiffel-2	-1	
Date: Thursday, June 27, 2019		Sheet	33 of 106

	S5	S4	S3-S0		S5	S4	S3-S0	Status
SLP S5 N	L	L	H	USB EN R	L	L	H	No Support S4/S5 USB wake up
USB SIO EUP	L/H	L/H	L	USB EN R	L	H	H	Support S4/S5 USB wake up

Diagram illustrating a network setup with a central router (17.24.40.52 68) connected to various devices and wireless signals.

- Router: 17.24.40.52 68
- Devices:
 - PHE_SLIP_S44
 - USB_SLIP_S44
 - USB_SLIP
 - USB_EN_FRONT
- Wireless Signals:
 - Signal strength indicators (red and blue) are shown near the router and the USB_SLIP device.
 - Signal strength indicators (red and blue) are shown near the USB_SLIP_S44 device.
 - Signal strength indicators (red and blue) are shown near the USB_EN_FRONT device.
- Other Labels:
 - 34.35
 - 24
 - 0V_55
 - 0V_55

```

16  USB3_LUSB30_TX_N  >>>
16  USB3_LUSB30_TX_P  >>>
16  USB3_LUSB30_RX_N  <<<
16  USB3_LUSB30_RX_P  <<<
16  USB3_LUSB30_N  <<<>>
16  USB3_LUSB30_P  <<<>>

```

Packet 102 on interface 0017:0010

SV_LB80R

CMDS
SCITOPIC=100

USB_ETH_FRONT


DASH 6325

34.35

	USB4_USB30_TX_N	>>>	16
	USB4_USB30_TX_P	>>>	16
16	USB4_USB30_RX_N	<<<	
	USB4_USB30_RX_P	<<<	
16	USB4_USB20_RX_P	<<<	
	USB4_USB20_N	<<<	
	USB4_USB20_P	<<<	

[illegible]

USB3.0 Side Port



www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB (USB Charger)			
Size	Document Number		Rev
B	Eiffel-2		-1
Date:	Thursday, June 27, 2019	Sheet	36 of 106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 37 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 38 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sequence (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 39 of	106

Power Sequence


VCORE_EN




VCORE_PWRGD



VCCST_PWRGD



3D3V_S0 & 5V_S0



DDR4 Power Sequence




VPP(2.5V) enable




VDDQ(1.2V) enable



VTT(0.6V) enable



VccPLL_OC



Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sequence (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 41 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 42 of	106

DC Jack

19V_AD_JK

Soft start

19V_AD_JK_R

19V_AD_P

19V_AD_P

19V_DCBATOUT

2017/10/23 Damon Wei SA Modify

Change PU4301 to 084.04305.0037
Damon SB Modify 01/18

2013/04/18 David
Follow Lisa PRS mount 10k ohm
to fix AC off issue
2013/12/11 Derek
un-mount PR14 for SS current over SPEC 7mA

OCP

19V_AD_JK

SIZE 2512
0.01OHM 2W

19V_AD_JK_R

$$GAIN1= VO/(V2-V1)=R2/R1$$

R2

Damon 0410

19V_AD_JK_R

$$GAIN2= 1+R2/R1$$

VO

19V_AD_JK_R

V1

V2

R1

20140303 Madrid -1
Charles
modify to 30Kohm

R2

20140303 Madrid -1
Charles
modify to 300Kohm

R1

R2

RH

20131127 Madrid SB Charles
follow seatll OPC control

RL

09.1071D.B0L
Alt:

	RH	Vc	10%
135W:	6.04k	5V	~121W
90W:	6.04k	3.3V	~81W
65W:	0	3.3V	~60W

(O.63 R0034.1DL)
PR4313
8K2R2F-1-GP

5V_SS
3D3V_SS

19V_AD_JK_R

20121112 aPisa -1A Charles
Add a pull low resistor for
65W

19V_AD_JK_R

19V_AD_JK_R

3.24 >> PROCHOT_N_OCP

PWROK3_1_R >>

24

SYS_PWROK >>

17.24.68.99

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title			INT IO (DC IN/BAT CON)
Size	Document Number	Rev	
C	Eiffel-2	-1	
Date:	Thursday, June 27, 2019	Sheet	43 of 106

PWR_3D7V_ PWR_CAM

5V_S5

PWR_3D7V_VIN

Follow Cartier238i WHL
Damon SA Modify 11/26

2.2uH,
DCR=18~20mohm,
Idc=8A, Isat=14A
6.86*6.47*3

Iomax=1A

PWR_3D7V

PWR_3D7V_DMIC

3D3V_S5

PR4402
10KR2J-3-GP (R_)

R1

$$0.6 * \frac{1}{R1/R2} = 3.741V$$

R2

5V_S5

change to R4402 10k,PC4402 0.1uF for sequence,
Damon SA Modify 11/20

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power (CHARGER BQ24780)			
Size Custom	Document Number	Eiffel-2	Rev -1
Date:	Thursday, June 27, 2019	Sheet 44 of	106

2017/02/16
Change P4501 to POSCAP 077.51571.0001
2018/12/04
Change P4501 to 79.15710.286

Iccmax=7.3A
OCP>10.95A

Cytec. 7 X 7X 3.0
mm
DCR: 18~20 mohm
Idc : 8A , Isat : 14A

PC4512
SCD1U25V2KX-GP

5V/3V
POWER
GOOD

5V_5V_PWRGD

Cytec. 7 X 7X 3.0
mm
DCR: 18~20 mohm
Idc : 8A , Isat : 14A

Iccmax=6.25A
OCP>9.375A

Change to 35.4K
Daeson -1 RegL5y 06/20

Vout=2*(1+R1/R2)
=5.08V




Figure 6. RT6575B Timing

OFFPAGE

SVID_ALERT#_CPU <<<	7
SVID_CLK_CPU >>	7
SVID_DATA_CPU >>	7
VCORE_PWRGD <<<	40
VCORE_EN >>	40
PROCHOT#_CPU_R <<<	3
PWR_VCC_SENSE >>	7
PWR_VSS_SENSE >>	7
PWR_VBST_SENSE >>	8
PWR_VCGT_SENSE >>	8
PWR_VSSA_SENSE >>	8
PWR_VCCSA_SENSE >>	8

Main Func = CPU_CORE

confirm with
EC
3DV_V50

confirm with
EC
IV_VCCSTO

confirm with
EC
IV_VCCST

confirm with
EC
19V_SCBATTO

David 02/15

Base on PROGI & 2

	U22	U42
PC4625	DY	0.022u(78.22321.2PFL)
PC4626	DY	0.022u(78.22321.2PFL)
PR4669	DY	DY
PR4635	1K(64.10015.6DL)	DY
PR4642	267(64.26705.6DL)	316(64.31605.6DL)
PC4630	0.1u(78.10422.5PFL)	0.1u(78.10422.5PFL)
PC4628	0.01u(78.10324.5DL)	0.022u(78.22321.2PFL)
PC4653	DY	47n(78.47322.2PFL)
PR4633	1.54K(64.15415.6DL)	3.01K(64.30115.6DL)
PR4608	88.7K(64.88725.6DL)	88.7K(64.88725.6DL)

PWR_VCGT_SEN1 >>>
PWR_VCGT_SEN2 >>>

Place near high side
Reset of
Phase1(PU4801)

Main Func = CPU_CORE

075.00998.0073
SIZ998DT
Vgs @ 4.5V
HSC
Id = 20A
Rds(on) = 0.5-1.0mohm
LSE
Id = 60A
Rds(on) = 3-3.8mohm

PWR_VCCST_PVMB
P84702
08042-PVMB-1-GP
S=1
45.47

PWR_VCCST_FCOM
45.47

PWR_VCCST_PVMB
P84712
08042-PVMB-1-GP
S=1
45.47

PWR_VCCST_FCOM
45.47

PC4708
SC7010P08042-L-GP
S=1
45.47

PWR_VCCST_IBM1 45.47
PWR_VCCST_IBMP 45.47
PWR_VCCST_IBMN 45.47
PWR_VCCST_IBM2 45.47

Center : 6 Step v6 Anamok Onm
DGR : 0.4mm Chip + 0.7%
Idc : 20A , Isat : 50A

PANASONIC
ESR: 9
mohm

PWR_DCBATOUT_VCOREA

PWR_DCBATOUT_VCOREA

10V_DCBATOUT

Center : 6 Step v6 Anamok Onm
DGR : 0.4mm Chip + 0.7%
Idc : 20A , Isat : 50A

10V_CPU_CORE

SKL_U42
Icc(max)=70A
TDC=48A
Confirm with
EE
22uF0805
total 32pcs
(78.22610.L2L)

PWR_DCBATOUT_VCOREB

PWR_DCBATOUT_VCOREB

10V_DCBATOUT

Center : 6 Step v6 Anamok Onm
DGR : 0.4mm Chip + 0.7%
Idc : 20A , Isat : 50A

10V_CPU_CORE

PWR_VCCST_IBM2 45.47
PWR_VCCST_IBMP 45.47
PWR_VCCST_IBMN 45.47
PWR_VCCST_IBM1 45.47

Main Func = CPU_CORE

PWR_VCORE_PWM >>>

46

PWR_VCORE_FCCM# >>>

46

(R_) PR4803
SK11R2F-L1-GP

5V_SS

1 PR4806 2
2D2R3-1-U-GP



PWR_VCORE_ISUMP <<

46

PWR_VCORE_ISUMN <<

46

(R_) PC4807
SC1KP50V2KC-1GP



PWR_DCBATOUT_VCCGT

PC4801

4D>X6/0270 UG

36



1 2

Cyntec: 6.8mm x6.4mmx4.0mm
DCR: 0.66m Ohm +/-7%
Idcr: 26A Isst: 52A
COIL-D15UH-2-GP

1V_VCCGT

SKL_U42
Icc(max)=31A
TDC=18A

Confirm with
EE
22uF/0805
total 26pcs
(8.22610.L2L)

PWR_DCBATOUT_VCCGT

19V_DCBATOUT

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsien Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.


Title POWER (AOZ5049Q_VCCGT(3/3))

Size	Document Number	Rev
Custom	Eiffel-2	-1
Date	Thursday, June 27, 2019	Sheet 48 of 108

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.		
Title Power (EE Reserved)		
Size C	Document Number Eiffel-2	Rev -1
Date: Thursday, June 27, 2019 1 Sheet 49 of 106		

Main Func = CPU_CORE



SSID = PWR.Plane.Regulator_1p2v0p6v

VDDQ
POWER
GOOD

VDDQ
ENABLE
CONTROL

OCP setting

VID
Logic-High = 0.75V
Logic-Low = 0.3V

84.04C10.037 NTMFS4C10N
Rds(on) = 5.8~6.95 mohm,
Vgs=10V, I-D = 30A,
Qg = 18.9nC
Vgs=10V, Vds=15V, I-D=30A
84.04C06.037 NTMFS4C06N
Rds(on) = 3.2~4.0 mohm,
Vgs=10V, I-D = 30A,
Qg = 29nC
Vgs=10V, Vds=15V, I-D=30A

VIN RIPPLE CURRENT Imax=2.32A

Freq. setting
750K -> 350K Hz

Need EE confirm

SE_VTT_EN >>>






R1
R2
Vout Setting
 $V_{out} = V_{ref} * (1 + R1/R2)$
 $= 0.675 * (1 + 15.8K / 20K)$
 $= 1.2V$
VID vs Vref Table
VID Logic-High => Vref = 0.675 V
VID Logic-Low => Vref = 0.75 V
note: Vref can only be changed form
0.675v to 0.75v after power-on

Vout =
0.6V
Iomax
= 0.75A

State	S3	S5	VDD	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

```
SSID = PWR.Plane.Regulator_1p0v
```

RT8237 for 1D0V



PWR_1D8V

1D8V_S5_PWRGD <<

52

3V_5V_PWRGD>>
Change to 3V_5V_PWRGD
Damon SA Modify 11/17



PM_SLP_SUSB# >>

17,24,52

3D3V_S5

5V_S5



PWR_1D8V_VIN

3D3V_S5

Iomax=0.64A

PWR_1D8V

1D8V_S5

R1
PR5304
12K7R2F-GP

R2

$$V_o = 0.8 * (1 + (R1/R2)) = 1.81 V$$

1D8V_S5 to 1D8V_S0

3D3V_S5

5V_S0

Damon 01/16

1D8V_S5

R5301 10KR2J-3-GP

(R)
PC5307
SCD1U25V2KX-GP

Damon 01/16

1D8V_S0 for ALC55 AVDD2

1D8V_S0

Follow Cartier238
Damon SA Modify 11/13

Add 10K PD for 1D8V_S0 discharge
Damon SB Modify 01/16




<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D8V S5(APL5930)			
Size A3	Document Number		Rev
	Eiffel-2		-1
Date:	Thursday, June 27, 2019	Sheet 53 of	106

2D5V POWER
Enable

2D5V POWER
GOOD

PWR_2D5V_VPP



2017/02/24
P85403 changed from 21k to 21.5k



$$V_o = 0.8 * (1 + (R1/R2)) = 2.52 \text{ V}$$

2016/12/19 change from 3D3V_A to 3D3V_S5



SSID = VIDEO

LCD ID

CONVERTOR SMS

EC_SMB_SCL_G2
EC_SMB_SDA_G2

LVDS For Scalar

LVDS_TMD_N0 55.56
LVDS_TMD_P0 55.56
LVDS_TMD_N1 55.56
LVDS_TMD_P1 55.56
LVDS_TMD_N2 55.56
LVDS_TMD_P2 55.56
LVDS_TMD_N3 55.56
LVDS_TMD_P3 55.56
LVDS_TMD_N4 55.56
LVDS_TMD_P4 55.56

LVDS_TMD_N5 55.56
LVDS_TMD_P5 55.56
LVDS_TMD_N6 55.56
LVDS_TMD_P6 55.56
LVDS_TMD_N7 55.56
LVDS_TMD_P7 55.56
LVDS_TMD_N8 55.56
LVDS_TMD_P8 55.56
LVDS_TMD_N9 55.56
LVDS_TMD_P9 55.56

eDP_SLEW_CPU 4
eDP_SLEW_CPU 4.55

LVDS For eDP translator

LVDS_TMD_N0 55.56
LVDS_TMD_P0 55.56
LVDS_TMD_N1 55.56
LVDS_TMD_P1 55.56
LVDS_TMD_N2 55.56
LVDS_TMD_P2 55.56
LVDS_TMD_N3 55.56
LVDS_TMD_P3 55.56
LVDS_TMD_N4 55.56
LVDS_TMD_P4 55.56





LVDS_TMD_N5 55.56
LVDS_TMD_P5 55.56
LVDS_TMD_N6 55.56
LVDS_TMD_P6 55.56
LVDS_TMD_N7 55.56
LVDS_TMD_P7 55.56
LVDS_TMD_N8 55.56
LVDS_TMD_P8 55.56
LVDS_TMD_N9 55.56
LVDS_TMD_P9 55.56

PSB2S_BSLT_PWM 56
eDP_VDDEN_CPU 4.55
PSB2S_BSLT_EN 56
PSB2S_LCD_PW_EN 55.56

PWR_ON 24
PWR_ON 24
PWR_ON 24
PWR_ON 24


Low: Disable
High: Enable

Low: Enable
High: Disable




Panel Model	Cable Spec			
	ID0	ID1	ID2	Vout
LG LM230WF3-SLK1	0	0	0	3.4 Vout 1.6 RTN 2.5 NC
LG LM230WF5-TLF1	0	0	1	3.4 Vout 1.6 RTN 2.5 NC
LG LM230WF3-SLL1	0	1	0	3.4 Vout 1.6 RTN 2.5 NC
CHM M195FGE-L23 C1	1	0	0	1.2,5.6 Vout 3.4 RTN
CHM M195FGE-L20 C3	1	1	0	1.2,5.6 Vout 3.4 RTN
CHM M195FGE-L20 C1	1	1	1	1.2,5.6 Vout 3.4 RTN

Modified by Kenyon. Use CMC to choose signal source. 2012/11/07



Wistron Confidential document. Anyone who not
signatures, modify, forward or any other purpose
will be treated as illegal and Wistron personnel
will be held responsible.

緯創資通 Wistron Corporation
2F, No. 5, Sec. 1, Hsin-Yi Rd, Hsinchu, Taiwan 30001, Taiwan, R.O.C.
Display (LCD)
Eiffel-2
Rev. 1



HDMI
V1.4b

HDMI_DDI_TX_P0
HDMI_DDI_TX_N0
HDMI_DDI_TX_P1
HDMI_DDI_TX_N1
HDMI_DDI_TX_P2
HDMI_DDI_TX_N2
HDMI_DDI_TX_P3
HDMI_DDI_TX_N3


4 4 4 4 4 4 4 4
C5709 2 SCD1U16V2KX-3GP

5V_S0

U3/HDMI/DVI TVS suggestion part
1st :075.01843.0073 Amazing
2nd :75.08808.073 AOS
3rd :075.00550.0071 Liteonsemi

R5711
180R2J-1-GP

R5712
180R2J-1-GP



U2/LAB/DVIC TVS suggestion part
1st :075.09584.007C Amazing
2nd :075.02304.007C ZPDAG
3rd :075.01355.007C Liteonsemi

use 5V_DDC_HDMI
To prevent Leakage


HDMI HPD

3D3V_S0
3D3V_S0

HDMI cable
un-Plug: Low
Plug: High

un-Plug: Low
Plug: High

HDMI_DET_CPU <<



2017/04/19
R5710 change to short pad

Follow Eiffel215i_Kblu
Damon SA Modify 10/29

HDMI DDC Level Shift

D5701 change from 75.00056.D7D to 75.00056.07D,
because OBS.Damon SA Modify 11/15

3D3V_S0

3D3V_S0




Follow Eiffel215i-2 KBLU
Damon SA Modify 10/31

Damon 0310

5V_HDMI

5V_S0

Change HDMI Symbol from 52.10078.521 to 042.10012.0401
Damon SA Modify 2018/10/25



www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>		Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission	
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div> <div>Display (HDMI Power)</div>			
<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>Eiffel-2</div>		<div>Rev</div> <div>-1</div>
<div>Date</div> <div>Thursday, June 27, 2019</div>		<div>Sheet</div> <div>58</div>	<div>of</div> <div>106</div>

Blanking

www.teknisi-indonesia.com
Wistron for acer


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Display (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 59 of	106

SATA HDD Connector


Layout: Put them together



HDD CONN



2017/08/14 Damon Wei Modify
SATA1 change F7 from (022.10019.0061) to (022.10019.0021)



<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (HDD)			
Size	Document Number	Rev	
B	Eiffel-2	-1	
Date:	Thursday, June 27, 2019	Sheet	60 of 106

Mini PCIE (wLAN)

BT_USB20_P
BT_USB20_N

PCIEX1

WLAN_PCIE_RX_N
WLAN_PCIE_RX_P
WLAN_PCIE_TX_N_C
WLAN_PCIE_TX_P_C
WLAN_CLK_CPU_N
WLAN_CLK_CPU_P

OTHERS

CPU_SMB_SDA
CPU_SMB_SCL

CNVI

CNV_WR_DN0
CNV_WR_DP0
CNV_WR_DN1
CNV_WR_DP1

CNV_WT_DN0
CNV_WT_DP0
CNV_WT_DN1
CNV_WT_DP1

CNV_WR_CLK_DN
CNV_WR_CLK_DP

CNV_WT_CLK_DN
CNV_WT_CLK_DP

BT_PCMFRM_RSTN
BT_PCMOUT_CLKREQ0

CNV_BR1_RSP
CNV_RGL_DT
CNV_RGL_RSP
CNV_BR1_DT

M.2 2230 / 1630 Key E Type

2014/10/1-Corree
Change to Key.E
type

062.10003.0611

Close to Pin2/4/72/74

Add C6108 C6109
Damon SA Modify 11/17

1_R6105 2_R6107 3_PAD-3-GP
1_R6107 2_PAD-2-GP 3_PAD-2-GP
1_R6110 2_DR0402-PAD-2-GP

2014/10/7
TX connect to TX, RX connect to RX due to
symbol error
WLAN Module /KINGSTON,LITE-ON
Pin35 / Pin37 : PCIE_RXP / PCIE_RXN
Pin41 / Pin43: PCIE_TXP / PCIE_TXN

U2/LAN/DMIC TVS suggestion part
1st :075.09904.0A7C Amazing
2nd :075.02304.0C7C INPAQ
3rd :075.01256.007C Liteonsemi

2017/09/23 Add TVS Damon Wei SA Modify

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title			INT IO (HDD)
Size	Document Number	Rev	
C	Eiffel-2	-1	
Date: Thursday, June 27, 2019			Sheet 61 of 106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 62 of	106

M.2 SSD

SSD1_PCIE_TX_P0
SSD1_PCIE_TX_N0
SSD1_PCIE_RX_N0
SSD1_PCIE_RX_P0
SSD1_PCIE_TX_P1
SSD1_PCIE_TX_N1
SSD1_PCIE_RX_N1
SSD1_PCIE_RX_P1
SSD1_PCIE_TX_P2
SSD1_PCIE_TX_N2
SSD1_PCIE_RX_N2
SSD1_PCIE_RX_P2
SSD1_PCIE_TX_P3
SSD1_PCIE_TX_N3
SSD1_PCIE_RX_N3
SSD1_PCIE_RX_P3
HPGP_M2_SATA_DET#



HPGP_M2_SATA_DET#	Module Type
0	SSD-SATA
1	SSD-PCIE

M.2 Key M Type


2017/02/28
NGFFM1 change to NGFFM1and add V7 062.10003.0711

3D3V_S0


H:PCIE
L:SATA



Change NGFFM1 CONN to 062.10003.0701, follow CE advice
Damon Wei SA Modify 2018/12/07




2017/03/14
C6304/C6307 change symbol from 78.10623.51L(10V) to 78.10622.51L(25V)
Use Common part



PWRBIN

2012/12/14 David
customer modified LED brightness
to 100 ohm



0805 size

2015/06/22 R618 change to 100 ohm

2014/03/18 Daniel
customer modified LED brightness
to 300 ohm

2012/10/15 David
Follow Pisa's LED cable(VSO)
LED: LL-309AWM2Y-001

12/6 Derek Change R621 to 150R follow Madrid



0805 size

3D3V_AUX_S5

10mW

24


>>> PWRBTN_IN

5V_S5

3D3V_S5

24

<< SUSLED_N



11/18 Akuan add dummy EC702/EC703

20140116 EMI ISSUE Daniel mont 1000P

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission
<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED / Button / Power Button			
Size	Document Number		Rev
B	Eiffel-2		-1
Date:	Thursday, June 27, 2019	Sheet 64 of	106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshen, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
INT IO (KB/TP)			
Size	Document Number	Rev	
A2	Eiffel-2	-1	
Date	Thursday, June 21, 2018	Sheet	65 of 106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
IO Board Conn (USB/AUDIO)			
Size	Document Number		Rev
A3	Eiffel-2		-1
Date:	Thursday, June 27, 2019		Sheet 66 of 106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 67 of	106

LPC DEBUG PORT

3D3V_S0

PLT_RST#
LPC_FRAME#_CPU
LPC_AD_CPU_P3
LPC_AD_CPU_P2
LPC_AD_CPU_P1
LPC_AD_CPU_P0
LPC_CLK_DBG

17,24,31,69,99
18,24
18,24
18,24
18,24
18,24
18

Change DBGH1 from 020.F0522.0010 to 20.F2130.010 ,follow Petra238i
Damon SA Modify 10/26

2017/02/16
change DBGH1 to 020.F0522.0010 Debug header interference. With SSD connector.
2017/10/11 Damon Wei SA Modify Follow Eiffel215i_GLK

Add Debug Led,follow Mocha.
Damon SA Modify 11/17

Debug LED

PM_SLP_S4#

3D3V_S5

PM_SLP_S4#

LED684
LED-YG-51-GP-U
(DBG_)

17,24,34,40,52

PM_SLP_S3#

3D3V_S5

PM_SLP_S3#

LED683
LED-YG-51-GP-U
(DBG_)

17,24,40,52






SYS_PWROK

SYS_PWROK

17,24,43,99

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Debug (LPC debug)			
Size	Document Number		Rev
B	Eiffel-2		-1
Date:	Thursday, June 27, 2019		Sheet 68 of 106



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (RSVD)			
Size	Document Number	Rev	
	Eiffel-2	-1	
Date:	Thursday, June 27, 2019	Sheet	69 of 106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 70 of	106


Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 71 of	106



<Variant Name>

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
EXT IO (Type C CC Logic)			
Size A4	Document Number Eiffel-2		Rev -1
Date:	Thursday, June 27, 2019	Sheet 72 of	106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
EXT IO (USB_Type_C)			
Size	Document Number		Rev
A3	Eiffel-2		-1
Date:	Thursday, June 27, 2019		Sheet 73 of 106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 74 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 75 of	106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title GPU (PEG 1/5)			
Size Custom	Document Number Eiffel-2		Rev -1
Date Thursday, June 21, 2018		Sheet 76	of 106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (DIGITALOUT 2/5)			
Size Custom	Document Number Eiffel-2	Rev -1	
Date: Thursday, June 27, 2019		Sheet 77 of	106

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title GPU (VRAM I/F 3/5)			
Size Custom	Document Number Eiffel-2		Rev -1
Date: Thursday, June 27, 2019			
Sheet 78 of 106			

www.teknisi-indonesia.com
Wistron for acer CSD



www.teknisi-indonesia.com
Wistron for acer CSD

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleGPU (VRAM CH AB)		
SizeCustom	Document NumberEiffel-2	Rev-1
Date: Thursday, June 27, 20191Sheet 81 of 106		

www.teknisi-indonesia.com
Wistron for acer CSD

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 83 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 84 of	106

www.teknisi-indonesia.com
Wistron for acer CSD

Variant Name	
緯創資通	Wistron Corporation
21F, 8F, 5th, 1st, Hsin Tai Hsin Rd., Hsinshih, Tapei District 221, Taipei, R.O.C.	
File	
GPU (RT8816A_VGA_CORE)	
Size	
Eiffel-2	
Date: 11/20/2016 10:27:20 AM	
Sheet: 01 of 10	

www.teknisi-indonesia.com
Wistron for acer CSD

5		4		3		2		1
D								
C								
B								
A								
5		4		3		2		1

www.teknisi-indonesia.com
Wistron for acer CSD

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (Discharge)			
Size	Document Number		Rev
Custom	Eiffel-2		-1
Date:	mursday, June 27, 2019		
		Sheet 87 of	106
		1	



Blanking

www.teknisi-indonesia.com
Wistron for acer RSVD

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
UNUSED PARTS (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 88 of	106



Battery Symbol 23.20068.001
KTS
BBBCR2032BX
23.22063.001 JHT
CR2032 JHT
23.21012.001
KTS
BBBCR2032BN

Scre Hole (PCB New type MOUNTING HOLES)




LABEL

MB serial NO# and MAC address
40.3BZ24.011 -> 30 x 15mm
40.3KP03.011 -> 35 x 15mm
45.41107.021 -> 70 x 8mm
40.3BZ23.011 -> 30 x 10mm
40.3BZ24.011 -> 30 x 15mm
CARD
45.ACA01.0C1 -> 32 x 7mm
MIC CARD
345.02801.0001 -> 12 x 6mm

Heatsink Symbol

2016/06/06 Adam change
1st 360.06R02.0001
2nd 360.06R02.0011

PCB Symbol



Part Number	Manufacture (Gerber Out)
348.09008.00SA	CEE (Yes)
348.09009.00SA	BANNISTAR (Yes)
348.09010.00SA	GLOBALBRAM (Yes)

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 90 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 91 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
INT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 92 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 93 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 94 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
EXT IO (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 95 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer RSVD

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Commercial (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 96 of	106

Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Commercial (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 97 of	106

Blanking


www.teknisi-indonesia.com
Wistron for acer RSVD

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Commercial (RSVD)			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 98 of	106

```
Main Func = Debug
```



Blanking

www.teknisi-indonesia.com
Wistron for acer

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A4	Document Number Eiffel-2		Rev -1
Date:	Thursday, June 27, 2019	Sheet 100 of	106


Blanking

www.teknisi-indonesia.com
Wistron for acer


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size	Document Number		Rev
A4	Eiffel-2		-1
Date: Thursday, June 27, 2019		Sheet 101 of	106




The following timing diagram in [Figure 8.15](#) and [Table 8.2](#) describes the GC6 2.1 entry and exit sequence and timing requirements.




Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms




SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram



Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM

